A stuck-at fault is a particular fault model used by fault simulators and automatic test pattern generation (ATPG) tools to mimic a manufacturing defect within an integrated circuit. Individual signals and pins are assumed to be stuck at Logical `1`, `0` and `X`. For example, an output is tied to a logical 1 state during test generation to a...